PAGE 8/18 * RCVD AT 3/1/2008 10:00:00 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-4/21 * DNIS:2738300 * CSID:12/265035401 * DURATION (mm-ss):04-10

Docket No. 200314976-1

Remarks

This Amendment is responsive to the December 17, 2007 Office Action. Reexamination and reconsideration of the remaining claims (1-11, and 14-22) is respectfully requested.

Summary of The Office Action

Claims 17-19 were rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement.

Claims 17-19 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 1-3, 6-11, 14, and 17-20 were rejected under 35 U.S.C. §103(a) as purportedly being unpatentable over Cooper et al. (US Patert No. 7,082,542) (Cooper) in view of Adachi (US Patent Appl. Pub. 2006/0041786 A1).

Claims 4.5, 15-16, and 22 were rejected under 35 U.S.C. 103(a) as purportedly being unpatentable over Cooper in view of Adachi. in view of Oshins et al. (US Patent No. 6,880,844 B1)(Oshins).

Claim 21 was rejected under 35 USC 103(a) as being unpatentiable over Cooper in view of Adachi, in view of Bhatia et al. (US Patent No. 8,535,798 B1)(Bhatia).

3

Claim interpretation

changed (Specification (0039), the free running clock 302 of Adachi) by throttling a externally the state of the processor has changed, as the logic establishes the desired (simulated) processor performance slate by causing the processor to be The Office Action states in a Claim Interpretation section (page 2) that the claim lim tation "to produce a simulated processor performance state without causing clock signal supplied to the processor (Specification, [0061], clock Ihrottling an actual ACPI processor performance state change" is being interpreted as meaning Where the actual internal frequency of the processor has not been controller 312). While the internal state of the processor has not been changed, throttled (Specification [0360]). This interpretation is not completely accurate.

The claims specifically recite that no ACPI state change occurs. ACPI states are internal processor states that are associated with processor frequency. The interpretation provided by the Office Action makes an invalid distinction between internal ACPI states and external ACPI states. An external state simply would not be an ACPI state and therefore the interpretation lacks merit. Furthermore, the primary reference (Cooper), requires an explicit ACPI state change inside a processor. Thus, the Interpretation is inconsistent with the primary reference.

OF-10: 131000 * CSID: 12:00:00 AM [Eastern Daylight Time] * SVR: USPTO-EFXRF-4/21 * DNIS: 2738300 * CSID: 12:05:03:401 * DURATION (mm-ss): 04-10

Claims 17-19 Comply With 35 U.S.C. §112 35 U.S.C. §112

The Office Action asserts that independent claim 14 and dependent claims 17-19 are inconsistent because of limitations found in claims 17-19 that are contradictory to claim 14. This is incorrect. The claimed methods concern producing simulated processor states in response to receiving requests to produce actual processor performance states.

performance state is received. Claim 14 then describes creating a simulated processor state without actually causing an ACPI processor performance state change. The simulated state that is produced may depend on the type of actual Claim 14 describes how a request to establish an actual processor state requested.

Claims 17-19 describe the types of requests that can be received. Some requests may concern two processor states, while others concern two or more (e.g., eight) processor states. Regardless of the type of request received, all of claims 14 and 17-19 conclude with the method producing a simulated processor state. None of these claims include producing an actual processor performance state.

the rejection be withdrawn.

Thus, the rejection is without ment and Applicant respectfully requests that

RCVD AT 31/1/2008 10:08:00 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-4/21 * DNIS:2738300 * CSID:12165035401 * DURATION (mm-ss):04-10

The Claims Patentably Distinguish Over the References of Record

35 U.S.C. §103

Claims 1-3, 6-11, 14, and 17-20 were rejected under 35 U.S.C. §103(a) as purportedly being unpatentable over Cooper in view of Adachi To establish a prima facie case of 35 U.S.C. §103 obviousness, the prior art imitations. MPEP 2143.03 The teaching or suggestion to make the claimed 947 F.2d 488, 20 USPQ2d 1438 (Fed. Cir. 1991). This requirement is intended to reference (or references when combined) must teach or suggest all the claim combination must be found in the prior art, not in applicant's disclosure. In re Vaeck, prevent unacceptable "hindsight reconstruction" where Applicant's invention recreated from references using the Application as a blueprint. Here, the criterion described in NPEP 2143.03 is not satisfied since the claims concern simulating a processor performance state without causing an actual ACPI processor performance state change. Cooper does not teach creating a performance state change. Instead, Cooper teaches a throttling emulator that requires an ACPI processor performance state change. None of the references cure this defect in Cooper. Thus, none of the claims are obvious for at least this references do not teach or suggest all the claim limitations. All the independent simulated processor performance state without causing an actual ACPI processor

Independent Claim 1

parformance state without causing an actual ACPI processor performance state change. The Office Action asserts that claim 1 is obvious in light of Cooper and Adachi. However, Cooper does not teach simulating a processor performance state Claim 1 recites an apparatus that produces a simulated processor but rather teaches actually changing internal ACPI processor performance states.

11/18 * RCVD AT 3/11/2008 10:08:00 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-4/21 * DNIS:2738300 * CSID:12/65035401 * DURATION (mm-ss):04-10

Cooper recites that '(t)he processor is transitioned to one of the operational state and the low power state according to the processor state." (Abstract).

Furthamora, Copper actually teaches away from the claimed apparatus. Cooper recites that "throttling ... has a number of drawbacks ... it is complicated ... requires complex external interface circuits ... is not compatible with software standards in power management ... is not efficient ... [and] is not flexible in generating an arbitrary duty cycle." Column 1, lines 22-28. No-one reading about these drawbacks would be motivated to attempt to simulate ACPI states using throttling. All the faults associated with throttling as described in Cooper reside in Adachi making it highly unlikely that one skilled in the art would be motivated to combine these references.

Having described the shortcomings associated with Ihrottling, Cooper than describes an alternative known as "emulating throttling". Column 1, line 54. Emulating throttling includes "Iransitioning the processor to one of the operational state and the low power state." Column 1, lines 56-61. The throttling emulator includes a throttling state and an Advanced Configuration and Power Interface (ACPI) operating system. Column 4, lines 15-29. The throttling emulator transitions to a low power state by setting a processor to one of the ACPI states C1, C2, C3, and sleep state S1. Column 5, lines 31-39. The throttling emulator transitions to an operational power state by setting a processor to the ACPI state C0. Column 5, lines 40-48. Cooper recites that "the SMI timer handler performs operations to enter the normal operational state (e.g., the C0 state) (block 450)". Column 6, lines 24-48. Cooper unquestionably involves an Internal ACPI state change.

Cooper describes how emulating throttling involves changing an internal ACPI state. This is pracisely the limitation that the claim language "without causing an actual ACPI processor performance state change" addresses. All the independent

=

OF-40:(22 12/18 * RCVD AT 3/11/2008 10:08:00 AM (Eastern Daylight Time] * SVR:USPTO-EFXRF-4/21 * DMIS:2738300 * CSID:127656335401 * DURATION (mm-ss):04-10

dalms require that no ACPI state change happen yet Cooper requires that an ACPI state change happen. Thus, Cooper is exactly opposite to the approach claimed For at least this reason Cooper does not render any of the independent claims obvicus. and described.

The rejection of claim 1 is inconsistent with the incorrect claim interpretation provided on page 2 of the Office Action. The interpretation concerns the claim imitation "to produce a simulated processor performance state without causing an (0039), the free running clock 302 of Adachi) by throttling a clock signal supplied to nternal state of the processor has not been changed, externally the state of the performance state by causing the processor to be throttled (Specification [0080])." processor performance state change" addresses. This is a limitation that appears actual ACPI processor performance state change". The inferpretation is that "the actual internal frequency of the processor has not been changed (Specification the processor (Specification, [0061], clock throttling controller 312). While the processor has changed, as the logic establishes the desired (sirrulated) processor fet Cooper describes how emulating throttling involves changing an infernal ACPI state. This is the limitation that the claim language 'without causing an actual ACPI nconsistent with the claim interpretation that recites that "externally the state of the Therefore, it appears that Cooper cannot be applied as a reference in light of the daim interpretation. For at least this reason Applicant respectfully requests that the processor has changed". In Cooper, an internal state has been changed ejection be withdrawn and the claim be allowed.

311/2008 10:08:00 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-4/21 * DNIS:2738300 * CSID:12165035401 * DURATION (mm-ss):04-10

processor performance state change. Cooper changes a state explicitly, the daim The Office Action states that Cooper does not explicitly disclose producing simulated processor performance state without causing an actual ACPI processor performance state charge. But that is exactly what claim 1 describes, creating a simulated processor performance state without causing an actual ACPI does not

The Office Action attempts to remedy this defect in Cooper through the leachings of Adachi. Regardless of what Adachi shows, it would be impossible to simulate processor performance states using Cooper without causing the actual ACPI state change described in Cooper. No reference can overcome the fatal flaw in Cooper. The processor in Cooper transitions between an operational ACPI state and a low power ACPI state. The claimed apparatus causes no such ACPI state change. To the extent that any throttling occurred in Cooper, it would necessarily be accompanied by an ACPI state change. Therefore, Cooper, does not teach or suggest all the claim limitations as required by MPEP 2143.03 and thus the Office Action fails to establish a prima facle case of obviousness for claim 1. Claims 2-11 depend from claim 1 and are similarly not obviousness for claim 1. Claims 2-11

The Office Action asserts that Adachi teaches producing a simulated processor performance state. (Page 4, paragraph 5) The Office Action relies on 10022], figure 3, and its accompanying text, and the free-running clock generator 302. The Office Action asserts that "the actual performance state of the processor never changes, but the simulated processor performance state changes due to the throttled clock signal 30?."

PACE 14/18 * RCVD AT 3/11/2008 10:08:00 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-4/21 * DNIS:2738300 * CSID:12/165035401 * DURATION (mm-ss):04-10

Adachi concerns 'dock throttling in an integrated circuit." (Title, Abstract) Cooper explains why throttling is a bad idea. No-one would be molivated to combine the Adachi throttling reference with the anti-throttling Cooper reference. If the references were combined, Cooper would still require an infernal state change, which is directly contradictory to the claim. Even though Adachi may describe throttling, that throttling can not possibly undo the internal state change performed by Cooper.

Thus, there is no possible molivation to combine Cooper and Adachi, and even if the references were combined, all the elements of the claim would not be laught because Cooper requires an internal state change. For at least this reason this claim is not obvious and is in condition for allowance. Accordingly, claims 2-11 are similarly not obvious and are in condition for allowance.

<u>ლ</u>

Dependent Claim 10

This claim depends from claim 1 and is not abvious for al least the same asserting a signal on the STPCLIX# line. Cooper expressly beaches away from STPCLK# throttling when it recites that "STPCLK# throttling ... has a number of reasons as its parent claim. However, claim 10 recites the additional limitation of drawbacks ... it is complicated ... requires complex external interface circuits ... is not compatible with software standards in power management ... is not efficient ... state change and furthermore, no-one reading about these drawbacks would be No-one could use Cooper to simulate processor states without causing an ACPI motivated to attempt to simulate ACPI states using STPCLK# throtding. Therefore and) is not flexible in generating an arbitrary duty cycle." Column 1, lines 22-28. claim 10 is not obvious for this additional reason

Independent Claim 14

Claim 14 describes a method for causing a processor to operate as though an ACPI processor performance state change. As described above, Cooper requires ACPI processor performance state had been established without actually causing an an ACPI state change. Therefore, Cooper does not render claim 14 obvious. Claims 15-21 depend from claim 14 and are similarly not obvious.

PAGE 15/18 * RCVD AT 3/11/2008 10:08:00 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-4/21 * DMIS:2738300 * CSID:12165035401 * DURATION (mm-55):04-10

reference can possibly remedy the defect of Cooper. While Adachi describes thermal management by clock throttling, that throttling, when combined with Cooper, Additionally, no combination of Cooper and Adachi does not render claim 14 obvisus. Accordingly, still produces the explicit state change produced by Cooper. Therefore, the combination of references does not render dalms 15-21 obvious. Adachi, cannot possibly remedy the defect of Cooper.

Dependent Claim 20

This claim depends from claim 14 and is not obvious for at least the same reasons as its parent claim. However, claim 20 recites the additional limitation of

7

asserting a signal on the STPCLK# line. Cooper expressly teaches away from STPCLK# throttling when it recites that "STPCLK# throttling ... has a number of No-one could use Cooper and Adachi to simulate processor states without causing an ACPI state change and furthermore, no-one reading about these drawbacks not compatible with software standards in power management ... is not efficient ... land] is not flexible in generating an arbitrary duty cycle." Column 1, lines 22-28. would be motivated to attempt to simulate ACPI states using STFCLK# throttling. drawbacks ... it is complicated ... requires complex external interface circuits ... Therefore claim 20 is not obvious for this additional reason. Claims 4-5, 15-16, and 22 were rejected under 35 U.S.C. 103(a) as purportedly being unpatentable over Cooper in view of Adachi, and further in view of Claims 4-5 depend from claim 1, which has been shown to be not obvious due to the overwhelming deficiency of Cooper as a reference. As described above, producing an internal state change. Adachi, while producing no internal state change to a free running clock 302, does not undo the Internal state of ange required by Cooper. Therefore, the combination of Cooper and Adachi does not render these Oshirs does not remedy the defects of the Cooper/Adachi Cooper requires an internal state change while the claims explicitly call out not claims abvious. combination.

RCVD AT 3/11/2008 10:08:00 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-4/21 * DMIS:2738300 * CSID:12/65035401 * DURATION (mm-ss):04-10

The Office Action asserts that Oshins teaches memory storing an ACPI table However, Oshins does not overcome the defect of Cooper. The combination of Cooper, Adachi, and Oshins would still cause an explicit internal state change, which is directly contrary to the claims. For at least this reason these claims are not obvious and are in condition for This is correct operably connected to a BIOS. allowance

2

Ē Claims 15-16 recite establishing the data structure as an ACPI table in a BIOS. Oshlins Illustrates the ACPI tables 222 being external to ACPI BIOS 220 and this additional reason these claims are not obvious and are in condition for to BIOS 26. Therefore, Oshins does not leach the additional claimed element. апожапсе. Claim 22 describes a computer-readable medium that stores instructions that performance state to be simulated without causing an actual ACPI state change. As not render daim 22 obvious. Netther Adachi nor Oshins remedy the defect of Cooper. Additionally, claim 22 recites establishing an ACPI table in a BIOS. Oshins at least this additional reason this claim is not obvious and is in condition for described above, Cooper requires an ACPI state change. Therefore Cooper does cause a processor to perform a method. The method includes causing a processor teaches establishing an ACPI table 222 outside of ACPI BIOS 220 or BIOS 26.

leaches an explicit change of an intamal state. Neither Adachi nor Bhatla remedy this defect since neither "undoes" the explicit state change required by Cooper. Thus, claim 21 is not obvious over the combination of references and is in condition Claim 21 was rejected under 35 USC 103(a) as baing unpatientable over Cooper in view of Adachi, and further in view of Bhafia. As described above, Cooper for allowance.

PAGE 1718 * RCVD AT 3/11/2008 10:08:00 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-4/21 * DMIS:2738300 * CSID:12/165035401 * DURATION (mm-ss):04-10

Conclusion

For the reasons set forth above, claims 1-11 and 14-22 patentably and unobwously distinguish over the references and are allowable. An early allowance of all claims is earnestly solicited.

Respectfully submitted,

Fetaf Kraguljac (Reg. No. 38,520) (216) 503-5400

John T. Kalnay (Reg. No. 48,816) (216) 308-3245

Kraguijac & Kainay LLC 4700 Rockside Road Summit One, Suite 510 Independence, OH 44131

PAGE 1818 * RCVD AT 3111/2008 10:08:00 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-4/21 * DNIS:2738300 * CSID:12165035401 * DURATION (mm-55):04-10